ASIC Verification Engineer

This job has now expired please search on the home page to find live IT Jobs.

ASIC Verification Engineer - Dublin

Hybrid working model and a fantastic compensation package.

As a Digital Verification Senior Staff Engineer, you will work within the IP Development team in Dublin, a team with a proven track record in successful IP deliveries into Automotive Microcontrollers.

This is an exciting time to join an established Semiconductor in the vibrant city of Dublin.

Dublin, capital of the Republic of Ireland, is on Ireland’s east coast at the mouth of the River Liffey. Its historic buildings include Dublin Castle, dating to the 13th century, and imposing St Patrick’s Cathedral, founded in 1191. City parks include landscaped St Stephen’s Green and huge Phoenix Park, containing Dublin Zoo.

In your new role you will:

• Be responsible for developing System Verilog - UVM testbenches and solve potentially complex problems related to test bench development
• Be responsible for developing right from scratch UVC components for new verification environments;
• Be responsible for defining and writing a functional coverage model;
• Debug failing test cases to root cause;
• Participate in reviews to ensure test bench meets quality and is complete;
• Contribute to verification perspective in Design and Concept meetings;
• Ensure test bench meets sign-off targets, including coverage, functional safety and test bench qualification;
• Proactively help increase efficiency of verification activities and mitigate risks early;
• Contribute to enhancing Verification strategy and architecture of IP testbenches.

• At least 8 years of experience in Verification working with Verilog and/or SystemVerilog;
• 5 years of experience on IP/block level Test-bench bring up on SV UVM based platform;
• The ability to understand complex design specification, derive features and test bench architectures from concept;
• Familiarity with CAD/EDA tools for Design and Simulation;
• Working knowledge in scripting languages for verification environments (e.g Python, Perl, TCL would be preferred);
• Strong background in Digital Logic Design and Verification

Visa sponsorship can be provided but relocation is a must and remote work is NOT an option for the role. EU Nationals can work without sponsorship.

For more information, please contact Rachel Mason.