Digital IC Verification Engineer
Recruiter
IC Resources
Listed on
4th March
Location
Modena
Type
Permanent
Start Date
2023-06-22
This job has now expired please search on the home page to find live IT Jobs.
Working for a leader in power in power electronics, this is a great opportunity to join a growing team, as UVM verification engineer.
Job duties:
- Developing test plans, tests and verification infrastructure using SV/UVM methodology
- Building reusable bus functional models, monitors, checkers and scoreboards
- Performing coverage driven verification closure
- Performing block level, multi-block level and system-level verification
- Performing Gate level simulations
- Performing Mixed Signal simulations
- Implementing Regression tests
- Performing Formal Verification
- Working closely with IC designers and post-silicon engineers
Requirements:
- Knowledge/experience with HDL (SystemVerilog / Verilog / VHDL), particularly for testbenches creation
- Knowledge/experience in scripting languages, such as Tcl and Python
- Some knowledge of ASIC design flow and related verification step
- Some experience in digital RTL design
- Knowledge of UVM environments and classes
- Some experience with main EDA vendors simulators such as Questasim and Xcelium
- Knowledge of DFT structures and test pattern generation
- Some experience in silicon validation/characterisation
- Experience working on Git.