CPU Front end Design engineer - ASIC
Recruiter
IC Resources
Listed on
16th March 2020
Location
Grenoble
Salary/Rate
£40000 - £70000
Type
Permanent
Start Date
2020-02-14
This job has now expired please search on the home page to find live IT Jobs.
Superb Salary + Stock options + beautiful location!Based in the beautiful City of Grenoble my client is a fabless semiconductor company with big growth plans and ambition.
I am looking for a CPU ASIC design engineer to join the team!
You will be responsible for RTL design (system Verilog), Performance assessment though SDC constraints and synthesis trials, and through simulation at CPU subsystem-level or chip-level and in collaboration with verification and software teams. You will also be required to define microarchitecture updates or new IPs to implement new features.
Required skills:
Familiarity with low power design techniques and methodologies.Good knowledge of Verilog and/or SystemVerilogKnowledge of the overall ASIC design flowRTL simulation and debug using EDA toolsKnowledge of usual EDA scripting languages (TCL etc)Command of CPU/DSP core microarchitecture principles
Desired skills:
Knowledge of RISC-VKnowledge of CPF and/or UPF formatsKnowledge of verification techniques - UVM is a plusC programming in embedded environments.
You must come from a background with a master’s degree or with a specialisation in microelectronics. Have significant experience in ASIC RTL design of complex programmable cores, preferably RISC processors, if possible, for an ultra-low-power target and experience in other parts of ASIC design flow is a plus: RTL checks, verification, backend, timing analysis.
As a company you can expect an excellent salary, compensation package and stock options plan!
Apply now!!
