Digital Verification Lead Engineer
Recruiter
IC Resources
Listed on
9th March 2023
Location
Northampton
Salary/Rate
£65000 - £100000
Type
Permanent
Start Date
2022-10-02
This job has now expired please search on the home page to find live IT Jobs.
Digital Verification Lead for a Pre-IPO High speed SERDES Semiconductor company - Can be based in Northampton or Lausanne - onsite required within hybrid model. I am looking for an Engineer with circa 7 years+ experience in Design Verification to join my clients Semiconductor team. They are an innovative leader in high-speed and energy efficient chip-chip link solutions critical to the evolution of the electronics industry! This is a superb time to join a high-tech scale-up that is challenging established tech giants, a company with significant funding and who are Pre-IPO as they embark on their next phase of their journey! My client is a team of passionate accomplished professionals making a mark in the semiconductor industry. I am actively seeking a Digital Verification Lead Engineer to lead a small team. The role can be based in either UK (Northampton) or Switzerland (Lausanne) office. Key Responsibilities:Act as verification lead on projectsProvide technical leadership & mentoringPrepare design verification plan based on design specificationsPlan and schedule projects, assign and track tasks for team membersDevelop design verification methodologies and implement standard debug flowsParticipate in design reviewsMaintain design verification environment and track & close design bugsWork with designers in verification and validation of circuit designsUtilise the latest techniques, tools, and technologies for design verification activitiesExperience and skills
7+ years’ experience in the semiconductor industryExperience in leading and managing a teamProven track record in verifying complex designs (preferably in high volume applications)Skilled in trade-offs between quality and scheduleExperience in constrained random testbench developmentFamiliarity with SerDes and high-level protocols (e.g., PCle, USB, DP) would be advantageousExtensive digital verification background with some UVM experienceStrong knowledge on Metrics-driven verification (incl. verification planning and coverage closure)Experienced with testbench development using the latest methodologiesFor a more detailed discussion, please contact Rachel Mason at IC Resources - 0118 9881107
