FPGA/ASIC Engineer


Premium Job From IC Resources

Recruiter

IC Resources

Listed on

28th October 2020

Location

Dublin

Salary/Rate

£40000 - £140000

Type

Permanent

Start Date

2020-10-28

This job has now expired please search on the home page to find live IT Jobs.

A unique hardware opportunity has arisen in Dublin for an experienced FPGA/ASIC Digital Design Engineer! My clients is looking for a hardware engineer with an excellent academic background and proficient experience in FPGA design. In return my client is offering industry standard leading salaries! This is a competitive position; however, the financial reward and company benefits are worth your time. A big motivation for many engineers to come and work for my client would be that you would be supported by very experienced engineers who will listen to your ideas and include you in the decision making for projects. You get to see your ideas come alive and make a revolutionary impact to the semi-conductor industry. You will be involved in the processes of transporting financial data to a variety of clients and it gives you a chance to put your VHDL or Verilog coding skills into action. You will be using the FPGA for processing information from the stock exchange. This position would be ideal for a candidate that is self-motivated and has experience working on FPGA’s or ASIC Designs. If you want to work with likeminded people and one of the industry leaders in the financial industry then send across your CV. The successful candidate will have the following skills:
A proven background of working on FPGA’s or ASIC’s using VHDL or VerilogA good academic record in Electronics or related fieldExperience using an RTL simulatorSome experience in Software scripting It’s a great opportunity to experience a new challenge and work on some of the most advanced technology in today's engineering industry. Please contact Andrew Emberson for further details.

You are currently using an outdated browser.

Please consider using a modern browser such as one listed below: