RTL/SoC Design Engineer


Premium Job From IC Resources

Recruiter

IC Resources

Listed on

11th May 2020

Location

Reading

Salary/Rate

£45000 - £75000

Type

Permanent

Start Date

2020-01-02

This job has now expired please search on the home page to find live IT Jobs.

As part of their ongoing expansion within the Reading office, my client are looking to strengthen their front-end digital design team, by recruiting a principal level SoC Design Engineer. 
The ideal candidate will be self-motivated, have a strong academic record with a sound understanding of SoC design principles, and 10+ years’ experience in digital or mixed-signal SoC development The key responsibilities include taking high level requirements and writing chip or block level micro-architecture specifications. You must have strong hands-on experience in RTL coding of modules, sub-system or full-chip (primarily Verilog or System Verilog) and the ability to lead a digital team on a SoC project - mentoring and reviewing the work of colleagues and ensuring that code quality is at the highest level and consistent with coding guidelines and applicable quality processes. 
Key skills / Background:  Good bachelor’s degree in Electronic Engineering or related discipline.Extensive experience as a digital designer or digital lead in a number design of turn-key SoC developments, ideally across a range of application areas.A good understanding of the complete SoC flow from specification through to tape-out, validation and test.Good working knowledge of verification techniques and methodologies and proven ability to de-bug issues in a structured and timely way.  Low power design expertise 
My client offers a competitive salary, excellent working environment, matched contribution pension scheme, subsidized private healthcare scheme, life assurance and share options scheme. For more information and a detailed discussion contact Rachel Mason @ IC Resources.

You are currently using an outdated browser.

Please consider using a modern browser such as one listed below: