Senior Digital IC Design Engineer - High Speed Design


Premium Job From IC Resources

Recruiter

IC Resources

Listed on

30th July 2018

Location

Switzerland

Salary/Rate

Very competitive package + relocation

Salary Notes

Very competitive package + relocation

Type

Permanent

Start Date

ASAP

This job has now expired please search on the home page to find live IT Jobs.

Senior Digital IC Design Engineer - high speed design

Switzerland

Very competitive package, plus relocation

We are looking for an experienced, Senior Digital IC Design Engineer to join our rapidly expanding silicon start-up client based in the French-speaking region of Switzerland. This company is a leader in the development of energy efficient communications. The role will suit an experienced Digital Designer with in-depth knowledge in all areas of the front end ASIC design flow, and will involve taking responsibility for High Speed SerDes designs in FinFET technology 16nm and below.

The successful candidate will have a proven background in digital ASIC design with:

* Hands on experience in coding RTL, Verilog preferably for Serdes IP / DDR interfaces, Ethernet switches or SoC in multi-GHz range flip-chip package designs

* Skills in design optimization, timing closure and power optimization of high speed digital logic in advanced process nodes (7-28nm) through the logic implementation loop (synthesis, P&R) using industry standard tools and flows (Cadence, Synopsys, Magma, etc).

* Knowledge of digital IC verification flows, System Verilog assertions, functional coverage, etc.

For this role, candidates must be eligible to work in Switzerland.For more information or to apply, please contact Caroline at IC Resources.

Highly challenging opportunity for a Senior Digital ASIC Design Engineer with skills in: digital, ASIC, IC, SoC, RTL, design, Verilog, IP, DDR, high speed, PHY, Ethernet, Serdes, Ghz, verification, synthesis. Location: Switzerland.

You are currently using an outdated browser.

Please consider using a modern browser such as one listed below: