Senior / Principal ASIC Design


Premium Job From IC Resources

Recruiter

IC Resources

Listed on

11th July 2018

Location

Cambridge

Salary/Rate

Competitive salary + Benefits

Salary Notes

Competitive salary + Benefits

Type

Permanent

Start Date

ASAP

This job has now expired please search on the home page to find live IT Jobs.

Senior / Principal Digital ASIC Design Engineer - Cambridge

Competitive salary, benefits plus superb prospects

We are looking for an experienced Digital ASIC Design expert to join our client, one of the fastest growing silicon companies in the UK.

Based in Cambridge, our client is fantastically profitable; their SoCs used in masses of consumer products, with an exciting roadmap ahead of them. As the result of huge demand for their latest ultra-low latency technology, they are building a new IP design team within the business, seeking a Senior / Principal level Digital ASIC Design Engineer to drive this growth.

Here you'll take responsibility for all aspects of the design process from specification and architecture through RTL design of modules, functional verification, synthesis and timing closure, to silicon validation and production test. You'll play an active role in mentoring and leading less experienced engineers, and assist in the growth of this new team which will expand to ten people.

Required..

- An extensive background in digital IC development

- Solid RTL Design and verification skills, ideally with Verilog / SystemVerilog experience

- Strong problem-solving skills; our client is looking for people who thrive on cracking difficult technical challenges and delivering quality products, on time.

- Experience / knowledge of any of the following interfaces would be advantageous (although not essential); USB, PCi, HMDI, DDR, display port.

For the right candidate, my client will offer an extremely competitive salary together with comprehensive benefits package.

You are currently using an outdated browser.

Please consider using a modern browser such as one listed below: