Senior SOC Verification Engineer - Austria


Premium Job From IC Resources

Recruiter

IC Resources

Listed on

28th March 2017

Location

Austria

Salary/Rate

Competitive salary + rewards and relocation

Salary Notes

Competitive salary + rewards and relocation

Type

Permanent

Start Date

ASAP

This job has now expired please search on the home page to find live IT Jobs.

Senior SOC Verification Engineer

Austria

Competitive salary + rewards and relocation

Our client, a world-leading IC design organization has an opportunity for a Senior SOC Verification Engineer to join their Development centre in Austria.

The Senior SOC Verification Engineer will have responsibility for

*Supporting digital design verification and top level simulations

*Supporting best practice standardization and improvement throughout the organisation

*Participation in internal and external design reviews of verification and simulations with project teams and with customers

The successful candidate will be a talented IC Verification Engineer, with a background in the following topics :-

Education/Experience:

*Degree in Electronic Engineering, Informatics or similar

*Minimum 5 years experience of digital design verification taking significant responsibility for DV

*Experience in coverage tracking, including writing scripts to generate tracking reports

*Experience in building and debugging VIP and test benches

*Digital IC design experience

*At least 10 years experience in IC design in total

*Experience interfacing with customers

Please note candidates must be eligible to work within the EU.

You'll enjoy working in a highly creative, stimulating work environment, with a competitive basic salary and attractive rewards package. The company is located in one of Austria's largest cities, which offers a great mix of history, culture, modern industry and attractive countryside nearby - a very good centre in which to settle.

For more details or to apply, please contact Dave at IC Resources today.

Keywords : Senior, Verification, Engineer, ASIC, SOC, digital, analog, mixed-signal, UVM, OVM, Verilog, SystemVerilog, Austria

You are currently using an outdated browser.

Please consider using a modern browser such as one listed below: